HI5805EVAL1【PDF 1/15 页】EVALUATION PLATFORM HI5805

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录983

[1页]2页 3页 4页 5页

Using the HI5805EVAL1 Evaluation Board

Application Note

March 1997

AN9707

Description

The HI5805EVAL1 evaluation board is made available to

allow the circuit designer the ability to evaluate the

performance of the Intersil HI5805 monolithic 12-bit 5MSPS

analog-to-digital converter (ADC). As shown in the

Evaluation Board Functional Block Diagram, this evaluation

board includes sample clock generation circuitry, a single-

ended to differential analog input ampli?er con?guration and

digital data output latches/buffers. The buffered digital data

outputs are conveniently provided for easy interfacing to a

ribbon connector or logic probes. In addition, the evaluation

board is provided with some prototyping area for the addition

of user designed custom interfaces or circuits.

The sample clock generator circuit accepts the external

sampling signal through an SMA type RF connector, J2. This

input is AC-coupled and terminated in 50W allowing for

Evaluation Board Functional Block Diagram

connection to most laboratory signal generators. In addition,

the duty cycle of the clock driving the A/D converter is made

adjustable by way of a potentiometer so that the effects of

sample clock duty cycle on the HI5805 may be observed.

The analog input signal is also connected through an SMA

type RF connector, J1, and applied to a single-ended to

differential analog input ampli?er. This input is AC-coupled

and terminated in 50W allowing for connection to most

laboratory signal generators. A differential RC lowpass ?lter

is incorporated on the output of the differential ampli?er to

limit the broadband noise going into the HI5805 converter.

The digital data output latches/buffers consist of a pair of

74ALS574A D-type ?ip-?ops. With this digital output

con?guration the digital output data transitions seen at the

I/O connector are essentially time aligned with the rising

edge of the sampling clock.

CLK

TTL COMPARATOR

CLOCK

50 ?

-5V D

+5V D

CLK

V REFOUT

OUT

(CLK)

ANALOG

G = +1

V REFIN

V IN +

CLK

INPUT

D 0 -D 11

DIGITAL

50 ?

G = -1

V IN -

DATA

OUT

(D0 - D11)

HI5805

DGND

AGND

+5V D

-5V D

+5V A

-5V A

3-1

1-888-INTERSIL or 321-724-7143

Intersil and Design is a trademark of Intersil Corporation.

? Intersil Corporation 2000

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式